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This study considers the design of a remote-controlled feedback
shift register (pseudo-random sequence generator). A coded sequential
input is used to modify existing feedback switch connections. The
free running shift register then generates a different maximal length
pseudo-random sequence. To prevent control or use of the device by
unauthorized persons, a time gate is included in the operation.
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A shift register that is clocked without an input will eventually
assume and maintain an all zero output. However, if outputs of the
registers are fed back to the first stage then the output may, if the
proper feedback is selected, form a periodic sequence. In particular
if the feedback is a modulo two adder and the initial state of all
zeros is prohibited then the register becomes a linear feedback shift
register (LFSR) [Ref. 1J.
N
The maximum number of states of such a register is 2 -1, where N
is the total number of storage devices (shift register stages). When
the feedback is set so that all of these states are reached in the
periodic cycle the output of the last stage becomes a maximally long
binary sequence with period T (2' -1) , where T is the clock period. In
this manner a sequence much longer than that determined by the number
of register stages is possible.
Of particular importance are the following properties of the
sequence. First, the number of one binary state (0) approximately equals
the number of occurences of the other state (1). Specifically the dif-
ference is one. Secondly, the length of consecutive occurences (runs)
of a state follows a geometric progression, i.e. one-half of the runs
have length one, one-fourth have length two, one-eighth have length
three, etc. Finally, the expected value of the autocorrelation function
is two-valued with a pronounced peak at the origin. Therefore these
sequences are random like or pseudo-random.

The construction of FSR's to generate a specified long sequence
with these properties is widely understood. A detailed study of these
devices may be found in Refs. 1-3.
Such generators find applications in a diversity of fields including
radar ranging, secure or private communications, signal acquisition, and
random number generation. References 4-8 contain examples of specific
applications. In this report we consider an application of the LFSR in
secure communications.
B. FUNDAMENTAL PARAMETERS
The four predominating physical and electrical parameters that
characterize the LFSR and its sequence are the clock rate, initial condi-
tions, feedback connections and number of stages in the shift register.
The clock period determines the time duration of the sequence and
affects the bandwidth of a signal modulated by a pseudo-random sequence.
The initial condition of each register stage determines the starting
point in the sequence.
The number N of storage elements of the register sets an upper bound
N
2 -1 on the length of the sequence from an unclocked LFSR.
The feedback network controls the sequential state flow and, under
certain conditions, the length of the cycle. For purposes of this
report the feedback is an output from every stage through an electronic
switch to a modulo tv/o adder. The output of the adder is returned to
the first state.
To change from one sequence to another, either the feedback config-
uration switches may be changed or the number of stages may be modified.
With the assumption that a change in the sequence length is not desired
and that it remain maximum, feedback switching transitions that yield a

new modulo two primitive polynomial are required [Ref. 1], Therefore,
N
all of the 2 variations in feedback are not allowed. For example, a
twenty stage LFSR has over a million switch permutations. Of these,
24,000 yield a maximal -length sequence. Therefore even with the maximal
length requirement, a considerable library of sequences is available




















Figure 1. Transmitter-Receiver with Scrambler, Simplified
The use of the LFSR and the reason for insertion of the electronic
switches in the feedback paths can best be summarized after examining
Figure 1. In the transmitter the LFSR is stepping through the sequence
111, Oil, 001, 100, OlO, lOl, and 110 with an output sequence 1110010.
The states of the registers control the frequency of the mixing voltage
controlled oscillator (VCO) through the resistive matrix. The output
of the mixer, a scrambled analog signal, is added to a low level sequence,
filtered and transmitted. Assuming the resistive matrices are matched

the signal can be recovered by the synchronized output of VCO,
.




If in the transmitter the feedback from stage 2 is transferred to
stage 1 the sequence length remains the same but the cycle is changed.
The receiver can no longer be synchronized.
Insertion of electronic switches in the feedback paths of the
receiver would permit the transmitter to signal its new configuration
and affect a feedback match.
This report considers a method of remotely controlling the feedback
connections of a LFSR when certain environmental restrictions are imposed,
Such an arrangement is useful when considering secure communications.
C. CONTENTS OF THE REPORT
Section II defines a set of constraints placed on receiver FSR
configuration changes. A design proposal is presented in Section III
that satisfies these constraints. Section IV discusses implementation




The problem of interest results from an examination of a situtation
involving several transmit-receive units similar to that described in
Section I. Under normal conditions the requirement for a remote con-
trolled switching unit would be unnecessary. An operator at each
location is either told the next configuration or consults a time table
of switch settings. There are situations where auch a priori knowledge
is not feasible or not permitted. The most obvious of these is unattended
operation e.g. operation in an uninhabitable environment (deep space) or
the operator may be present but have so many constraints imposed on his
actions as to preclude matching his unit. It is the latter situation
under consideration. The constraints imposed by this study are:
(1) No open signal designating the new configuration will be transmitted
using the old configuration.
(2) No chart, table, card, or module may be present at the operator's
location.
(3) Switch select buttons that give direct access to the LFSR are
forbidden.
(4) There must be positive assurance that at operator is present when
a change is effected.
(5) There must be a high probability that the operator is authorized
to accept a configuration change.
In the following development it is assumed that a master unit capable
of manual modification exists and that a method of coding and decoding a
change signal is available.
The next section considers a solution to the problem stated and
satisfying the constraints imposed.

III. PROPOSED SOLUTION
The solution to the problem in Section II requires a positive action
by the operator to indicate his presence and acceptability. Since he is
expected to perform this action from memory it should be simple but at
the same time exclusive enough to serve as an identity index.
Since at the time immediately prior to his action information neces-
sary for correlation by the receiver is lost it is assumed that a
different demodulation technique (separate receiver) is available for
change -information transmission.
When the transmission is restricted to a small preset time frame
and the necessary knowledge of this time frame is presumed known only
to assigned operators he may accept data to effect a change by proper






Figure 2. Dual Receiver with Control Unit
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It is the responsibility of the control unit of Fig. 2 to decide
whether his action is proper. A block diagram for a possible control
unit that will accomplish this is shown in Fig. 3.
In Fig, 3. the receiver-buffer link is broken by switch S, . With
the switch closed the control unit is capable of accepting a digital
input to a storage device and then performing the required logic to
furnish the multiple outputs to the feedback network of the shift
register. If the switch remains on for a fixed time a disable pulse is
sent to the register. Therefore, successful operation requires switch
S, be opened and closed in particular, established time windows. In
effect the operator actuates a locally controlled time gate in accordance
with exclusive a priori knowledge. The change of feedback connections
fs set by the information contained in the input pulse train he controls.
A particular control unit with necessary coupling, feedback logic,
timing and FSR is expanded in the following sections. This example is
introduced for illustrative purposes only.
A, FEEDBACK-SHIFT REGISTER AND SWITCHING LOGIC
The FSR considered here is an eight stage unit. This register with
transmission gates and modulo two adder [exclusive OR) is shown in
Fig. 4. The transmission gates are electronic devices capable of very
low impedances when the control state (S) is high (1) and are open
circuits when the control state is low (0). Reference 12 describes a
COSMOS fabrication of such a transmission gate.
The irreducible modulo two polynomials of degree less than twelve
are tabulated in Ref. 1. From this table the following sixteen irre-
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+ x + 1
OD x 8 + x 7 + x 3 + x 2 + 1
02) x8 + x 7 + x 5 + x 3 + 1
03) x8 + x 7 + x 6 + x + 1
(14) x +x +X +X +X +X + 1
05) x +x +x +X +X +X + 1
mm 8 , 7 6,5,4 2 , ,06) X +x +x +x +x +x +
This listing represents all of the maximal length generating poly-
nomials for an eight stage register. The actual feedback taps requiring
closed electronic transmission gates are then derived from the relation;
14

CLOSED S.. = N - i i = {ExponentsfN}
j 1, 2, ..., 16
These sixteen switch selection formulas are then binary coded to
form a four input, eight output logic table. Figure 5 includes this
table with a simplified representation of the FSR. Configuration 0000
is designated Code because of the particular significance it plays
tn the configuration change cycle.
From this table it can be seen that the eighth stage, or serial
output stage, is always closed. This is characteristic of maximal
length sequence generation.
Therefore the necessary switching to change a sequence results in
a four input, seven output logic function. Figure 6 represents a NAND
circuit that will achieve the required switching. It should of course
be minimized before being used [Ref. 11]. Attempts to reduce this logic
network by hand computation to a minimal cost two level NAND circuit
gave inconsistent results. Since its minimization was not necessary for
development of the concept it was kept in its present form. However
the attempt did demonstrate that even more complicated multiple input-
multiple output networks require computer-assisted design.
B. INPUT GATING AND STORAGE
To furnish driving inputs for the switching logic network and to
insure that they hold their desired level a static buffer register was
chosen as storage for the receiver inputs. To insure that spurious
receiver clock pulses do not upset a code that has been set
f
feedback
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Figure 5. Simplified Register with Table of Switching Functions
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Figure 6, NAND Switch Setting Logic
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code pulses have been received. This output can also be used to prevent
extraneous code cycling as the pulses are read into the register.
This portion of the unit is shown in Fig. 7. Actuation of the manual
switch furnishes one input to the clock AND gate. At the time of turn
on a reset pulse is sent to the counter and to the buffer. This sets
the switch configuration to Code 0. Assuming normal operation the action
is to shift from some Code x to Code before going to the next code.
Therefore if there is a failure in the input circuitry the Code config-
uration is held. This permits this particular code to be used as a
failure back up with the others as operational codes. With no circuit
failures the buffer is ready to accept inputs provided one other condi-
tion is met. The disable timer must have stepped off its reset (or zero)
position and advanced to a prescribed point. The explanation of this
feature is presented in detail in the next section. Assuming the timer
reaches this point the new input can be transferred into the buffer and
at the preset pulse count the input passes through the logic network to
furnish setting inputs S. to transmission gate TG-. When the manual
switch is turned off the static register holds the set code.
In this part of the device the only logical race would occur when
the propagation delay between the input (Point A on Fig. 7) and the
output of the pulse counter inverter (Point B) was greater than the
clock rate. Under these conditions a spurious clock pulse could shift
the buffer before a cutoff signal is fed back.
C, TIMER ENABLE/DISABLE CIRCUIT
The selection of a circuit that would furnish the desired time
gating is complicated by the large number of choices available. Figure
8 represents one that could be chosen. It is selected because it
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Figure 7. Input Gating and Storage
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Its operation is initiated by the same manual code receive switch
that is on the buffer clock gate. Closing this switch connects a driver
to a free running multivibrator through an opposing diode tee. At the
same time the counter is directed to count up from some reset position
at a rate f/N, . If the switch remains on too long a preset count is
detected and a pulse is sent to disable the generator. In Fig. 7 this
pulse is shown coupled through a set-reset (S-R) flip-flop to a trans-
mission gate. If this electronic switch is in the feedback path of the
pseudo-random generator (TGq), the generator is no longer capable of
generating a maximal sequence. Since the S-R flip flop cannot receive
a set pulse the gate remains locked open.
The proposed advantage of this method is that the generator may
continue to generate some unknown and shorter sequence that will mask
the fact that it is disabled. If an alternate description is desired
then the output can be directed elsewhere.
If prior to detection of the disable count the code receive switch
is placed in the off position the driver remains connected to the multi-
vibrator and the counter is instructed to count down. It continues to
count down at a rate f/N~ until reset is reached. When reset is reached
an indication is fed back that turns off the multivibrator.
The reasoning behind selection of this count down feature can be
explained by Fig. 9. In (a) the timer is turned on outside the acquisi-
tion time range. In Fig. 9, T represents the code timespan and N is
the disable count. When the timer is left on it reaches generator
disable before the code pulses arrive. If the counter resets immedi-
ately when turned off the gate may be walked into acquisition as shown
































Figure 8, Timer Enable/Disable
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to bypass the gate. Note however that in (b) the switch on-off
procedure would have to be stopped once acquisition has occurred or
the next transition to ON will place the unit in Code mode.
This procedure introduces the possibility that the unauthorized
user may be able to detect the success or failure of a code intercept
attempt. The countdown feature reduces the search time available when
a failure is detected. The countdown results in a count output as shown
in Fig. 10 where N, and N~ are assumed equal. If the switch turn off
period is for an extended time the count takes the form in (a). Attempts
to reduce this off time give an output similar to (b). With N
?
>>N, the
effect is to introduce a dead period following a switch off transition.
Before proceeding it should be pointed out that there is a high
probability that tampering will result in a Code transition if the
unit is not disabled. Therefore the use of this code should take this
into account.
To counteract those situations where simultaneous detection of the
presence of an input coding signal and actuation of the switch is possible
a third count detector is added to the counter. It is this detector that
supplies the previously mentioned input to the buffer receive gate
(Fig. ?). Its output is a logical one when the counter steps off its
reset position an incremental amount. Therefore the timer not only must
be on (.i.e. not disabled) it must be on for a certain period of time
before the code signal arrives. This is represented by T, (time blanking)
in Fig. 10.
Proper adjustment of the count down and pre-reception count will
























Figure 1C. Count Down Feature with. Initial Time Blanking
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of the success of one trial. This forms the upper probability bound





The main purpose of this study is to introduce the intended concept
and test its logical feasibility rather than to develop a particular
technological solution. However there are characteristics of the pro-
posed device that level themselves to general recommendations.
For example, it is apparent that aside from the actual shift register
operation the circuitry remains in a static condition for a dispropor-
tionate length of time. Therefore a fabrication with a low D.C. power
drain is more than normally advantageous. This is particularly true if
the device is to be added to an existing piece of battery-powered equip-
ment. For these reasons the new COSMOS IC's with micro-watt power drain
are worth considering. In fact except for the RC elements necessary for
the disable timer the entire unit could be built with existing IC's
described in Ref. 12.
On the other hand for use in a privacy system as much of the unit as
possible should be incorporated into a single IC chip or wafer. Again
the RC's of the timer present a problem but not an unsolvable one. If
this timer cannot be formed as part of the LSIC it can at least be manu-
factured as a single IC using other than COSMOS techniques. Reference
11 mentions successful fabrication of a low-frequency oscillator using




The conditions imposed are satisfied by this proposal. As a solution
of the defined problem it seems realizable. No apparent insurmountable
problems were observed that would prevent successful construction.
While the insertion of a gating requirement has implied use in a
hostile environment as a privacy-generating device it need not be limited
to such use. With suitable modifications the principle could be applied
to a discrete address system.
Where a requirement to exclude an unauthorized holder of the device
from its use exists there seems to be a high enough degree of assurance
that it will be achieved. It should be pointed out however that, unless
specially constructed, the device will not give any assurance that a
technically intelligent person could not bypass the receive time block.
From that viewpoint the device may be classified as a low^level security
device, It does give a time frame in which operations may continue with
assurance of privacy. What the length of the time frame will be is
determined by the ability of the unauthorized user.
From the overall point of view it seems that the major limitation
on the unit is the allowable complexity of the switching logic network.
Certainly for longer shift registers it does not seem reasonable to
expect that all of the possible configurations can be available as in
the example. However as many configurations as necessary can be chosen
from a large array to establish an operational time span.
This approach has concentrated on the adjustment of the feedback
network. The concept could be extended to include setting initial
26

conditions or even to setting a particular clock rate. With all possi-
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